

PA07 • PA07A



HTTP://WWW.APEXMICROTECH.COM (800) 546-APEX (800) 546-2739

FEATURES

- LOW BIAS CURRENT FET Input
- PROTECTED OUTPUT STAGE Thermal Shutoff
- EXCELLENT LINEARITY Class A/B Output
- WIDE SUPPLY RANGE ±12V TO ±50V
- HIGH OUTPUT CURRENT ±5A Peak

APPLICATIONS


- MOTOR, VALVE AND ACTUATOR CONTROL
- MAGNETIC DEFLECTION CIRCUITS UP TO 4A
- POWER TRANSDUCERS UP TO 100kHz
- TEMPERATURE CONTROL UP TO 180W
- PROGRAMMABLE POWER SUPPLIES UP TO 90V
- AUDIO AMPLIFIERS UP TO 60W RMS

DESCRIPTION

The PA07 is a high voltage, high output current operational amplifier designed to drive resistive, inductive and capacitive loads. For optimum linearity, especially at low levels, the output stage is biased for class A/B operation using a thermistor compensated base-emitter voltage multiplier circuit. A thermal shutoff circuit protects against overheating and minimizes heatsink requirements for abnormal operating conditions. The safe operating area (SOA) can be observed for all operating conditions by selection of user programmable current limiting resistors. Both amplifiers are internally compensated for all gain settings. For continuous operation under load, a heatsink of proper rating is recommended.

This hybrid circuit utilizes thick film (cermet) resistors, ceramic capacitors and semiconductor chips to maximize reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 8-pin TO-3 package is hermetically sealed and electrically isolated. The use of compressible washers and/or improper mounting torque will void the product warranty. Please see "General Operating Considerations".


EQUIVALENT SCHEMATIC





8-PIN TO-3
PACKAGE STYLE CE


TYPICAL APPLICATION



Negates optoelectronic instabilities Lead network minimizes overshoot SEQUENTIAL POSITION CONTROL

Position is sensed by the differentially connected photo diodes, a method that negates the time and temperature variations of the optical components. Off center positions produce an error current which is integrated by the op amp circuit, driving the system back to center position. A momentary switch contact forces the system out of lock and then the integrating capacitor holds drive level while both diodes are in a dark state. When the next index point arrives, the lead network of C1 and R1 optimize system response by reducing overshoot. The very low bias current of the PA07 augments performance of the integrator circuit.

EXTERNAL CONNECTIONS



NOTE: Input offset voltage trim optional. $R_{\tau} = 10K\Omega$ MAX

PA07 • PA07A

_ . . _ .

ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE, $+V_s$ to $-V_s$ 100V OUTPUT CURRENT, within SOA 5A POWER DISSIPATION, internal¹ 67W INPUT VOLTAGE, differential ±50V INPUT VOLTAGE, common mode ±٧٥ 300°C TEMPERATURE, pin solder - 10s TEMPERATURE, junction¹ 200°C TEMPERATURE RANGE, storage -65 to +150°C OPERATING TEMPERATURE RANGE, case -55 to +125°C

_ - - -

SPECIFICATIONS

PARAMETER	TEST CONDITIONS 2	MIN	PA07 TYP	MAX	MIN	PA07A TYP	MAX	UNITS
INPUT OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs. supply OFFSET VOLTAGE, vs. power BIAS CURRENT, initial ³ BIAS CURRENT, vs. supply OFFSET CURRENT, initial ³ INPUT IMPEDANCE, DC INPUT CAPACITANCE COMMON MODE VOLTAGE RANGE ⁴	$T_c = 25^{\circ}\text{C}$ Full temperature range $T_c = 25^{\circ}\text{C}$ Full temperature range $T_c = 25^{\circ}\text{C}$ Full temperature range	±V _s -10	.5 10 8 20 5 .01 2.5 10 ¹¹ 4	±2 30 50 50	*	±.25 5 * 10 3 * 1.5 *	±.5 10 10	mV μV/°C μV/V μV/W pA pA/V pA Ω pF
COMMON MODE REJECTION, DC	Full temperature range, V _{CM} = ±20V	l - 's · ·	120			*		dB
GAIN OPEN LOOP GAIN at 15Hz GAIN BANDWIDTH PRODUCT @ 1MHz POWER BANDWIDTH PHASE MARGIN	$T_c = 25^{\circ}\text{C}, R_L = 15\Omega$ $T_c = 25^{\circ}\text{C}, R_L = 15\Omega$ $T_c = 25^{\circ}\text{C}, R_L = 15\Omega$ Full temperature range, $R_L = 15\Omega$	89	95 1.3 18 70		*	* * *		dB MHz kHz °
OUTPUT VOLTAGE SWING ⁴ VOLTAGE SWING ⁴ VOLTAGE SWING ⁴ CURRENT, peak SETTLING TIME to .1% SLEW RATE CAPACITIVE LOAD, unity gain CAPACITIVE LOAD, gain>4	Full temp. range, $I_o = 5A$ Full temp. range, $I_o = 2A$ Full temp. range, $I_o = 90mA$ $T_c = 25^{\circ}C$ $T_c = 25^{\circ}C$, 2V step $T_c = 25^{\circ}C$ Full temperature range Full temperature range	±V _s -5 ±V _s -5 ±V _s -5 5	1.5 5	1 SOA	* * *	*	*	V V V A µs V/µs nF
POWER SUPPLY VOLTAGE CURRENT, quiescent	Full temperature range $T_c = 25^{\circ}C$	±12	±35 18	±50 30	*	*	*	V mA
THERMAL RESISTANCE, AC, junction to case ⁵ RESISTANCE, DC, junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	F>60Hz F<60Hz Meets full range specifications	-25	1.9 2.4 30 25	2.1 2.6 +85	*	* * *	* *	°C/W °C/W °C/W


NOTES: *

- The specification of PA07A is identical to the specification for PA07 in applicable column to the left.
- 1. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF.
- 2. The power supply voltage for all specifications is the TYP rating unless otherwise noted as a test condition.
- 3. Doubles for every 10°C of temperature increase.
- 4. +V_s and -V_s denote the positive and negative supply rail respectively. Total V_s is measured from +V_s to -V_s.
 5. Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.

CAUTION

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

PA07 • PA07A




GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexmicrotech.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit; heat sink selection; Apex's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

SAFE OPERATING AREA (SOA)

The output stage of most power amplifiers has three distinct limitations:

- 1. The current handling capability of the wire bonds.
- 2. The second breakdown effect which occurs whenever the simultaneous collector current and collector-emitter voltage exceed specified limits.
- 3. The junction temperature of the output transistors.



SAFE OPERATING AREA CURVES

The SOA curves combine the effect of these limits. For a given application, the direction and magnitude of the output current should be calculated or measured and checked against the SOA curves. This is simple for resistive loads but more complex for reactive and EMF generating loads. However, the following guidelines may save extensive analytical efforts.

1. For DC outputs, especially those resulting from fault conditions, check worst case stress levels against the new SOA graph.

For sine wave outputs, use Power Design¹ to plot a load line. Make sure the load line does not cross the 0.5ms limit and that excursions beyond any other second breakdown line do not exceed the time label, and have a duty cycle of no more than 10%.

For other waveform outputs, manual load line plotting is recommended. Applications Note 22, SOA AND LOAD LINES, will be helpful. A Spice type analysis can be very useful in that a hardware setup often calls for instruments or amplifiers with wide common mode rejection ranges.

2. The amplifier can handle any reactive or EMF generating load and short circuits to the supply rail or common if the current limits are set as follows at $T_c = 85$ °C:

±V _s	SHORT TO ±V _s C, L, OR EMF LOAD	SHORT TO COMMON			
50V	.21A	.61A			
40V	.3A	.87A			
30V	.46A	1.4A			
20V	.87A	2.5A			
15V	1.4A	4.0A			

These simplified limits may be exceeded with further analysis using the operating conditions for a specific application.

3. The output stage is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.

THERMAL SHUTDOWN PROTECTION

The thermal protection circuit shuts off the amplifier when the substrate temperature exceeds approximately 150°C. This allows heatsink selection to be based on normal operating conditions while protecting the amplifier against excessive junction temperature during temporary fault conditions.

Thermal protection is a fairly slow-acting circuit and therefore does not protect the amplifier against transient SOA violations (areas outside of the $T_c = 25^{\circ}C$ boundary). It is designed to protect against short-term fault conditions that result in high power dissipation within the amplifier. If the conditions that cause thermal shutdown are not removed, the amplifier will oscillate in and out of shutdown. This will result in high peak power stresses, will destroy signal integrity and reduce the reliability of the device.

CURRENT LIMIT

Proper operation requires the use of two current limit resistors, connected as shown in the external connections diagram. The minimum value for R_{cL} is .12 $\!\Omega,$ however, for optimum reliability it should be set as high as possible. Refer to the "General Operating Considerations" section of the handbook for current limit adjust details.

Note 1. Power Design is a self-extracting Excel spreadsheet available free from www.apexmicrotech.com